Europäisches Patentamt

European Patent Office

Office européen des brevets

EP 0 989 706 A1 (11)

(12)

EUROPEAN PATENT APPLICATION published in accordance with Art. 158(3) EPC

(43) Date of publication: 29.03.2000 Bulletin 2000/13

(21) Application number: 98924555.0

(22) Date of filing: 10.06.1998

(51) Int. Cl.7. HO4L 27/22, HO4J 9/00

(86) International application number: PCT/JP98/02553

(87) International publication number: WO 98/57470 (17.12.1998 Gazette 1998/50)

(84) Designated Contracting States: DE FR GB IT

(30) Priority: 13.06.1997 JP 17118497 11.07.1997 JP 20103697

(71) Applicant: KABUSHIKI KAISHA KENWOOD Shibuya-ku, Tokyo 150-0043 (JP) (72) Inventors:

 TADA, Shunichi Koutou-ku Tokyo 135-0033 (JP)


· SHIRAISHI, Kenichi Yokohama-shi Kanagawa 240-0025 (JP)

(74) Representative: Patentanwälte Leinweber & Zimmermann Rosental 7 80331 München (DE)

(54)**CLOCK REGENERATION CIRCUIT**

A clock regeneration circuit for regenerating a (57) clock signal for demodulating data from an AM data multiplex modulated signal where digitally modulated signals are multiplexed in the same frequency band as those of an amplitude-modulated signal at the same time. The carrier for an amplitude-modulated signal is extracted from an AM data multiplex modulated signal where digitally modulated signals are multiplexed in the same frequency band as those of the amplitude-modulated signal at the same time through a band-pass filter (1), and the oscillation frequency of a voltage-controlled oscillator (5) is controlled by the output of a phase com-

parator (3) through a loop filter (4). The oscillation output of the voltage-controlled oscillator (5) is supplied to a direct digital synthesizer (6) and the phase of the carrier extracted through the band-pass filter (1) is compared with the phase of the output of the direct digital synthesizer (6) by means of the phase comparator (3). The oscillation output of the voltage-controlled oscillator (5) is then synchronized with the carrier for the amplitude-modulated signal to produce a clock signal for demodulating data.



EP 0 989 706 A1

sizer for inputting the oscillation output from the voltage-controlled oscillator and supplying an output to the frequency-converting means as a local oscillation output, wherein the oscillation output of the voltage-controlled oscillator is used as a clock signal for data demodulation from the AM data multiplex modulated signal.

[0010] According to this clock regeneration circuit of this invention, the carrier extracting means extracts the carrier of the AM modulated signal from the frequency-converted AM data multiplex modulated signal, the phases of the extracted carrier and an output of the first direct digital synthesizer are compared by the phase comparator, and in accordance with a phase comparison result, the oscillation frequency of the voltage-controlled oscillator is controlled. The oscillation output of the voltage-controlled oscillator is supplied to the frequency-converting means as a local oscillation output. Accordingly, the oscillation output of the voltage-controlled oscillator is synchronized with the carrier of the AM modulated signal, and the oscillation output of the voltage-controlled oscillator can be used as the clock signal for demodulating the digital modulated signal separated from the AM data multiplex modulated signal.

BRIEF DESCRIPTION OF THE DRAWINGS

15 [0011] Fig. 1 is a block diagram showing the structure of a clock regeneration circuit according to an embodiment of the invention, Fig. 2 is a block diagram showing the structure of an AM data multiplex modulated signal generating apparatus used for explaining the clock regeneration circuit of the embodiment, Fig. 3 is a schematic diagram illustrating the operation of the AM data multiplex modulated signal generating apparatus shown in Fig. 2, and Fig. 4 is a block diagram showing the structure of a clock regeneration circuit according to another embodiment of the invention.

EMBODIMENTS OF THE INVENTION

FIRST EMBODIMENT

20

- [0012] A clock regeneration circuit of this invention will be described with reference to preferred embodiments. Fig. 1 is a block diagram showing the structure of a clock regeneration circuit according to a first embodiment of the invention.
 [0013] Prior to describing the clock regeneration circuit of the invention, an apparatus for generating an AM data multiplex modulated signal will be described with reference to Fig. 2.
- [0014] In the AM data multiplex modulated signal generating apparatus, an analog signal (hereinafter simply called an input signal where applicable), such as a voice signal or the like is supplied to an AM modulator 11 in which the input signal is AM-modulated by a carrier having a frequency of to generated by a frequency divider 112 to be later described. The AM modulator 11 is composed of an A/D converter 111 for A/D converting the input signal and a multiplier 112 for AM-modulating an output of the A/D converter 111.
- [0015] The AM data multiplex modulated signal generating apparatus also includes a QPSK baseband signal generator 12 which is composed of: a master clock oscillator 121 for oscillating at a frequency of, e.g., 32 MHz; a frequency divider 122 for dividing an oscillation frequency of the master clock oscillator 121 to generate signals having frequencies of 2 MHz and 6 kHz; a direct digital synthesizer 123 for receiving a signal having a frequency of 2 MHz from the frequency divider 122 and generating the carrier having the frequency of fc, two orthogonal signals having a frequency of (fc + fα) and two orthogonal signals having a frequency of (fc fα); and a serial/parallel converter 124 for converting serial digital data I and Q of 6 kbps into parallel digital data I and Q. The QPSK baseband digital signal generator 12 outputs QPSK baseband digital signals from the serial/parallel converter 124. An output signal having a frequency of 2 MHz is used as a clock signal for the A/D converter 111, an output signal having a frequency fc is supplied as a clock signal of the AM modulator 112, and an output signal having a frequency of 6 kHz is supplied as a conversion clock signal of the serial/parallel converter 124.
- 45 [0016] The QPSK baseband digital signals I and Q output from the QPSK baseband digital signal generator 12 are supplied to a quadrature modulator 13 composed of multipliers 131 and 132 and an adder 133. The multiplier 131 multiplies the I data by cos (ωc + ωα)t, the multiplier 132 multiplies the Q data by sin (ωc + ωα)t, and the adder 133 adds the outputs of the multipliers 131 and 132 to thereby quadrature-modulate the carrier having a frequency of (fc + fα) by the QPSK baseband digital signals. The frequencies (fc + fα) and (fc fα) correspond to the frequencies of upper and lower AM modulated side bands.
 - [0017] The QPSK baseband digital signals I and Q output from the QPSK baseband digital signal generator 12 are also supplied to a complex conjugator 14 which generates a complex conjugate of sign inverted digital signals I and Q. The complex conjugator 14 may be composed of an inverter 141 for inverting the I signal.
- [0018] The QPSK baseband digital signals I and Q output from the complex conjugator 14 are supplied to a quadrature modulator 16 composed of multiplies 161 and 162 and an adder 163. The multiplier 161 multiplies the I data by $\cos(\omega c \omega \alpha)t$, the multiplier 162 multiplies the Q data by $\sin(\omega c \omega \alpha)t$, and the adder 163 adds the outputs of the multipliers 161 and 162 to thereby quadrature-modulate the carrier having a frequency of (fc f α) by the QPSK baseband digital signals I and Q output from the complex conjugator 14. Output signals from the quadrature modulators 13

and 16 are added by an adder 17. An output signal from the adder 17, i.e., a digital modulated signal and an AM modulated signal output from the AM modulator are added by an adder 18. An addition signal from the adder 18 is supplied to a D/A converter 20 to convert it into an analog signal which is output as an AM data multiplex modulated signal.

[0019] An AM data multiplex modulation process by the AM data multiplex modulated signal generating apparatus shown in Fig. 2 and structured as above is schematically illustrated in Fig. 3. Referring to Fig. 3, an AM modulated signal output from the AM modulator 1 is indicated at \underline{a} in Fig. 3. An output signal of the quadrature modulator 16, i.e., a digital modulated signal, is indicated at \underline{b} in Fig. 3, and an output signal of the quadrature modulator 13, i.e., a digital modulated signal, is indicated at \underline{c} in Fig. 3. A digital modulated signal output from the adder 17 is a sum of \underline{b} and \underline{c} shown in Fig. 3, and the AM data multiplex modulated signal output from the adder 18 is indicated at \underline{d} in Fig. 3.

[0020] An AM data multiplex modulation process by the AM data multiplex modulated signal generating apparatus shown in Fig. 2 will be described.

[0021] An AM modulated signal vAM(t) is expressed by the following equation (1):

$$vAM(t) = \{I + \kappa vm(t)\} \cos \omega ct$$
 (1)

where I is an amplitude of the carrier, ∞ (rad/s) is an angular frequency of the carrier, κ is a modulation factor, and ν m(t) is an input signal.

[0022] The I and Q signal trains generated by the QPSK baseband digital signal generator 12 are represented by In and Qn which are also called dibits, where

 $ln = \pm 1$

 $Qn = \pm 1$.

[0023] The output signals from the QPSK baseband digital signal generator 12 are branched, one being supplied to the quadrature modulator 13 to which the carrier having the frequency (fc + f α) is supplied, whereat the carrier having an angular velocity of ($\omega c + \omega \alpha$) (rad/s) is quadrature-modulated by the complex signal train. An output signal vDH(t) of the quadrature modulator 13 is expressed by the following equation (2):

$$vDH(t) = \ln \cos (\omega c + \omega \alpha)t + Qn \sin (\omega c + \omega \alpha)t$$
 (2).

[0024] The other output signal from the QPSK baseband digital signal generator 12 is supplied to the quadrature modulator 14 in which the signs of the output signals In and Qn are converted into (-In) and (Qn). This complex signal train is supplied to the quadrature modulator 16 to which the carrier having the frequency (fc - $f\alpha$) is supplied, whereat the carrier having an angular velocity of (α c - α a) (rad/s) is quadrature-modulated by the complex signal train. An output signal vDL(t) of the quadrature modulator 16 is expressed by the following equation (3):

$$vDL(t) = -\ln\cos(\omega c - \omega \alpha)t + Qn\sin(\omega c - \omega \alpha)t$$
 (3).

[0025] The output signals vDH(t) and vDL(t) given by the equations (2) and (3) are added by the adder 17, and the addition signal or digital modulated signal vD(t) is given by the following equation (4):

$$vD(t) = vDH(t) + vDL(t)$$

$$= \ln \cos (\omega c + \omega \alpha)t + Qn \sin (\omega c + \omega \alpha)t - \ln \cos (\omega c - \omega \alpha)t + Qn \sin (\omega c - \omega \alpha)t$$
(4).

[0026] The AM modulated signal vAM(t) and digital modulated signal vD(t) are added by the adder 18, and the AM data multiplex modulated signal v(t) is expressed by the following equation (5) by using the equations (1) and (4):

$$v(t) = vAM(t) + vD(t)$$

$$= \{l + \kappa vm(t)\} \cos \omega ct + \ln \cos (\omega c + \omega \alpha)t + Qn \sin (\omega c + \omega \alpha)t - \ln \cos (\omega c - \omega \alpha)t + Qn \sin (\omega c - \omega \alpha)t \}$$
(5)

[0027] Next, AM-synchronous detection for the AM data multiplex modulated signal generated in the above manner will be described.

[0028] For synchronous detection, the equation (5) is multiplied by the carrier cos act to obtain the following equation:

$$2 \{v(t) \cos \omega ct\} = \{1 + \kappa v m(t)\} + \ln \cos \omega \alpha t + Qn \sin \omega \alpha t$$

$$- \ln \cos(-\omega \alpha)t + Qn \sin(-\omega \alpha)t + \{1 + \kappa v m(t)\} \cos 2\omega ct + \ln \cos (2\omega c + \omega \alpha)t$$

$$+ Qn \sin (2\omega c + \omega \alpha)t - \ln \cos (2\omega c - \omega \alpha)t + Qn \sin (2\omega c - \omega \alpha)t$$

20

30

45

55

10

15

[0029] The AM synchronous detector has a low-pass filter so that high frequency components are removed. Therefore, the above equation is changed to the following equation (6):

5

$$2 \{v(t) \cos \omega ct\} = \{1 + \kappa v m(t)\} + \ln \cos \omega \alpha t + Qn \sin \omega \alpha t - \ln \cos \omega \alpha t - Qn \sin \omega \alpha t - \ln \cos \omega \alpha t - Qn \sin \omega \alpha t - \ln \cos (-\omega \alpha) t + Qn \sin (-\omega \alpha) t$$

$$= \{1 + \kappa v m(t)\} + \ln \cos \omega \alpha t + Qn \sin \omega \alpha t - \ln \cos (-\omega \alpha) t + Qn \sin (-\omega \alpha) t$$

$$= 1 + \kappa v m(t)$$
(6).

[0030] As seen from the equation (6), the digital modulated signal components are canceled out. Therefore, if the d.c. component of the equation (6) is cut and the left signal is amplified, the original signal vm(t) before it is modulated by the AM data multiplex modulated signal generating apparatus of the embodiment can be picked up. It can, therefore, be understood that an AM-synchronous detection signal obtained by AM-synchronous detecting the AM data multiplex modulated signal modulated by the AM multiplex modulated signal generator shown in Fig. 2 is not adversely affected. [0031] The QPSK baseband digital signal generator 12 shown in Fig. 2 may use other modulation methods, such as PSK, ASK, QAM, FSK, MSK, or the like. Although the embodiment uses two digital modulation carriers at frequencies (fc + fa) and (fc - fa), two or more digital modulation carriers may also be used, such as multi-carriers, frequency hopping, OFDM, or the like.

[0032] The AM data multiplex modulated signal modulated in the above manner is obtained by multiplexing the digital modulated signal and the AM modulated signal in the same frequency band and at the same time. Therefore, as different from those modulation methods of time division multiplex and frequency multiplex, the cock signal cannot be reproduced by extracting a desired digital modulated signal at a selected data multiplex time and frequency band.

[0033] As shown in Fig. 1, in the clock regeneration circuit according to the embediment of the invention, an AM data multiplex modulated signal is supplied to a band-pass filter 1 having a narrower band than the band width of the AM data multiplex modulated signal to extract the carrier of the AM modulated signal. The extracted carrier is supplied to a limiter 2 to remove AM modulated components which are not removed by the band-pass filter 1. An output of the limiter 2 is supplied to a phase comparator 3.

[0034] An output of the phase comparator 3 is supplied to a loop filter 4 composed of a low-pass filter to smooth it which is then supplied to a voltage-controlled oscillator 5 as a frequency control voltage. A free-running oscillation frequency of an oscillation output of the voltage-controlled oscillator 5 is set to 32 MHz. An oscillation output of the voltage-controlled oscillator 5 is output as a regenerated clock signal and also supplied to a direct digital synthesizer 6.

[0035] In the direct digital synthesizer 6, the oscillation output of the voltage-controlled oscillator 5 is frequency-divided into a signal having a frequency of 2 MHz, a frequency-divided signal output from the frequency divider 61 being supplied to a counter 62. Waveform data is read from a waveform ROM 63 which stores waveforms, by using a count of the counter as an address. The waveform data read from the waveform ROM is supplied to a D/A converter 64 in which it is converted into an analog signal. This analog signal is supplied to a low-pass filter 7 to remove aliasing components, and thereafter supplied to the phase comparator 3. The D/A converter 64 is supplied with an output from the frequency divider 61 as its conversion clock signal.

[0036] In this embodiment, even if the oscillation frequency of 32 MHz of the voltage-controller oscillator 5 is not an integer multiple (division ratio of the frequency divider 61) of an input frequency (reception frequency, such as 954 kHz, 1242 kHz, or the like, or an intermediate frequency) and has a fraction of the integer multiple, a regenerated clock signal can be obtained which has a predetermined regeneration clock frequency. It is, therefore, possible to obtain a regenerated clock signal having a predetermined regenerated clock frequency, by using the direct digital synthesizer having the waveform data ROM 63. It is necessary to set the input frequency in advance. Therefore, the waveform data ROM 63 stores sine wave data having input frequencies. In accordance with the input frequency, waveform data corresponding to the count of the counter 62 is read from the waveform data ROM 63 and converted into analog data which is input to the phase comparator. Namely, the direct digital synthesizer is used in order to obtain a predetermined regeneration clock by storing in advance waveform data corresponding to input frequencies.

[0037] In the clock reproduction circuit constructed as above according to the embodiment of the invention, the band-pass filter 1 extracts the carrier of the AM modulated signal from the AM data multiplex modulated signal, AM modulated components of the extracted carrier which are not removed by the band-pass filter 1 are removed by the limiter 2, and the carrier is supplied to the phase comparator 3 as a reference signal.

[0038] An output of the phase comparator 3 is smoothed by the loop filter 4, and the oscillation frequency of the voltage-controlled oscillator 5 is controlled in accordance with an output of the loop filter 4. The free-running oscillation frequency of an oscillation output of the voltage-controlled oscillator 5 is set to 32 MHz. An oscillation output of the voltage-controlled oscillator 5 is frequency-divided by the direct digital synthesizer 6, the frequency-divided signal is counted, and waveform data is read from the waveform data ROM 63 in accordance with a count value of the counter 62. The waveform data is converted into an analog signal by the D/A converter 64, and supplied via the low-pass filter 7 to the phase comparator 3 in which it is compared with the carrier of the AM modulated signal.

[0039] If the frequency of an output signal from the D/A converter 64 is different from the carrier frequency of the AM modulated signal, a beat corresponding to the frequency difference is superposed upon an output of the loop filter 4 so that the oscillation frequency of the voltage-controlled oscillator 5 changes. Accordingly, the carrier frequency of the AM modulated signal and the output signal of the low-pass filter 7 via the D/A converter 64 are synchronized with the carrier of the AM modulated signal.

[0040] An oscillation output from the voltage-controlled oscillator 5 therefore, becomes, a clock signal synchronized with the carrier of the AM modulated signal, and the oscillation output from the voltage-controlled oscillator 5 can be used as a clock signal for demodulating a digital modulated signal separated from the AM data multiplex modulated signal.

[00&1] In the clock regeneration circuit according to the embodiment of the invention described above, the direct digital synthesizer 6 is used by way of example. Instead of the direct digital synthesizer 6, other frequency dividers may also be used. Also, in the clock regeneration circuit according to the embodiment of the invention described above, although QPSK is used as a digital modulation method, other modulation methods such as PSK, ASK, QAM, FSK and MSK may also be used, with similar advantages being expected.

SECOND EMBODIMENT

10

15

[0042] A clock regeneration circuit according to another embodiment of the invention is shown in Fig. 4. Referring to Fig. 4, an AM data multiplex modulated signal is supplied to a frequency converter 201 to be converted into an intermediate frequency. The AM data multiplex modulated signal converted into the intermediate frequency is band-limited by a band-pass filter 202 having a narrower band than the band width of the AM data multiplex modulated signal. The band-pass filter 202 extracts the carrier of the AM modulated signal from the AM data multiplex modulated signal.

[0043] The carrier extracted by the band-pass filter 202 is further supplied to a limiter 203 in which AM modulated components which are not removed by the band-pass filter 202 are removed. An output of the limiter 203 is supplied to a phase comparator 204. An output of the phase comparator 204 is supplied to a loop filter 205 composed of a low-pass filter to smooth the output of the phase comparator which is supplied to a voltage-controlled oscillator 206 as a frequency control signal. An oscillation output of the voltage-controlled oscillator 206 is output as a regenerated clock signal and also supplied to a direct digital synthesizer 207.

[0044] The direct digital synthesizer 207 outputs waveform data having a frequency equal to the frequency-converted carrier frequency, for example, in accordance with an oscillation output of the voltage-controlled oscillator 206. The waveform data output from the direct digital synthesizer 207 is supplied to a D/A converter 208 to be converted into an analog signal. The frequency of the converted analog signal is equal to the frequency-converted carrier frequency, and after aliasing components of the analog signal are removed at a low-pass filter 209, the signal is supplied to the phase comparator 204. In accordance with an output from the phase comparator 204, the oscillation frequency of the voltage-controlled oscillator 206 is controlled.

[0045] An oscillation output from the voltage-controlled oscillator 206 is also supplied to another direct digital synthesizer 210 which outputs waveform data having a frequency equal to the local oscillation frequency. The waveform data output from the direct digital synthesizer 210 is supplied to a D/A converter 211 to be converted into an analog signal. The frequency of the converted analog signal is equal to the local oscillation frequency, and after aliasing components of the analog signal are removed at a low-pass filter 212, the signal is supplied to the frequency converter 201 as a local oscillation output to thereby convert the AM data multiplex modulated signal into an intermediate frequency.

[00:46] In the clock regeneration circuit constructed as above according to the second embodiment of the invention, the AM data multiplex modulated signal is converted into the intermediate frequency, the band-pass filter 202 extracts the carrier of the AM modulated signal from the AM data multiplex modulated signal converted into the intermediate frequency, AM modulated components of the extracted carrier which are not removed by the band-pass filter 202 are removed by the limiter 203, and the carrier is supplied to the phase comparator 204 as a reference signal.

[0047] An output of the phase comparator 204 is smoothed by the loop filter 205, and the oscillation frequency of the voltage-controlled oscillator 206 is controlled in accordance with an output of the loop filter 205. An oscillation output of the voltage-controlled oscillator 205 is supplied to the direct digital synthesizer 207 which outputs the waveform data having a frequency equal to the frequency-converted carrier frequency. The waveform data is converted into an analog signal by the D/A converter 208, and after aliasing noises are removed by the low-pass filter 209, the phase of the analog signal is compared by the phase comparator 204 with the carrier of the frequency-converted AM modulated signal output from the limiter 203.

[0048] If the frequency of an output signal from the D/A converter 208 is different from the carrier frequency of the frequency-converted AM modulated signal, a beat corresponding to the frequency difference is superposed upon an output of the loop filter 205 so that the oscillation frequency of the voltage-controlled oscillator 206 is changed. Accordingly, the frequencies of the waveform data output from the direct digital synthesizers 207 and 210 are changed so that the frequencies of the output signals from the D/A converters 208 and 211 are changed. Therefore, the output signal

EP 0 989 706 A1

via the low-pass filter 209 from the D/A converter 208 converges to the carrier frequency of the frequency-converted AM modulated signal, and then the output signal via the low-pass filter 212 from the D/A converter 211 converges to the local oscillation frequency used for frequency conversion. Accordingly, the oscillation frequency of the voltage-controlled oscillator 206 is synchronized with the carrier of the frequency-converted AM modulated signal.


[0049] An oscillation output from the voltage-controlled oscillator 106 therefore, becomes, a clock signal synchronized with the carrier of the AM modulated signal, and the oscillation output from the voltage-controlled oscillator 206 can be used as a clock signal for demodulating a digital modulated signal separated from the AM data multiplex modulated signal.


[0050] As described so far, according to the clock regeneration circuit of the invention, it is possible to regenerate a clock signal for data demodulation from an AM data multiplex modulated signal obtained by multiplexing a digital modulated signal and an AM modulated signal in the same frequency band and at the same time.


Claims


- A clock regeneration circuit for regenerating a clock signal for data demodulation from an AM data multiplex modulated signal obtained by multiplexing a digital modulated signal and an AM modulated signal in the same frequency band and at the same time, the clock regeneration circuit comprising, carrier extracting means for extracting a carrier of the AM modulated signal from the AM data multiplex modulated signal, phase comparator means for receiving as one input the carrier extracted by said carrier extracting means, a voltage-controlled oscillator whose oscillation frequency is controlled by an output from said phase comparator means, and frequency-dividing means for frequency-dividing the oscillation frequency of said voltage-controlled oscillator and supplying a frequency-divided output to said phase comparator means as another input, wherein the oscillation output of said voltage-controlled oscillator is a clock signal synchronized with the carrier of the AM data multiplex modulated signal.
- 25 2. A clock regeneration circuit according to claim 1, wherein said frequency-dividing means includes a direct digital synthesizer.
 - A clock regeneration circuit according to claim 2, wherein said direct digital synthesizer includes a counter and a waveform ROM.
 - 4. A clock regeneration circuit according to claim 1 further comprising a loop filter for smoothing an output of said phase comparator means and applying the smoothed output to said voltage-controlled oscillator.
- 5. A clock regeneration circuit for regenerating a clock signal for data demodulation from an AM data multiplex mod-35 ulated signal obtained by multiplexing a digital modulated signal and an AM modulated signal in the same frequency band and at the same time, the clock regeneration circuit comprising, frequency-converting means for frequency-converting the AM data multiplex modulated signal into an intermediate frequency, carrier extracting means for extracting a carrier of the AM modulated signal from the AM data multiplex modulated signal frequencyconverted into the intermediate frequency, phase comparator means for receiving as one input the carrier extracted by said carrier extracting means, a voltage-controlled oscillator whose oscillation frequency is controlled by an out-40 put from said phase comparator means, a first direct digital synthesizer for inputting an oscillation output from said voltage-controlled oscillator and supplying an output to said phase comparator means as another input, and a second direct digital synthesizer for inputting the oscillation output from said voltage-controlled oscillator and supplying an output to said frequency-converting means as a local oscillation output, wherein the oscillation output of said voltage-controlled oscillator which is a clock signal synchronized with the carrier of the AM data multiples modu-45 lated signal is used as a clock signal for data demodulation from the AM data multiplex modulated signal.

30









INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP98/02553

According to International Patent Classification (PC) or to both national classification and PC B. FELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) Int. C1° H04L27/00-27/38, H06J9/00 Int. C1° H04L27/00-27/38, H06J9/00 Incumentation searched other than minimum documentation to the extent that such ducuments are included in the fields searched J1Catyyo Shinan Koho 1971-1998 Rokkal Jitsuyo Shinan Koho 1971-1998 Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C DOCUMENTS CONSIDERED TO BE RELEVANT Category Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. P, A JP, 9-326836, A (Kenwood Corp.), 1-5 1-5 1-7 23 January, 1998 (23. 01. 98) (Family: none) A JP, 10-22976, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) A JP, 9-102775, A (Ikegami Taushinki Co., Ltd.), 15 April, 1997 (15. 04. 97) (Family: none) A JP, 7-202965, A (NEC Corp.), 4 August, 1995 (04. 08. 95) (Family: none) A JP, 7-58636, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) Total consumeration of cited documents of control to a c	A CLASSIFICATION OF SUBJECT MATTER Int.Cl' H04L27/22, H04J9/00				
Minimum documentation searched (classification system followed by classification symbols) Int. C1 ⁶ H04127/00-27/38, H0439/00 Decementation searched other then minimum documentation to the extent that such documents ere included in the fields searched Jicauyo Shinan Koho 1940-1998 Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category Citation of document, with indication, where appropriate, of the relevant paskages Relevant to claim No. P. A JP, 9-326835, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) P. A JP, 10-22974, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) P. A JP, 10-22956, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) A JP, 9-102775, A (Ikagami Taushinki Co., Ltd.), 15 April, 1997 (15. 04. 97) (Family: none) A JP, 7-202965, A (NEC Corp.), 4 August, 1995 (04. 08. 95) (Family: none) A JP, 7-58636, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) Experimentation of the international filing data constraints of the continuation of Box C. The standard decreases of the continuation of Box C. See point family onnex. Experimentation of the international filing data content of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the continuation of Box C. The standard decreases of the standard decreases of the continuation of the standard decreases of the continuation of the					
Minimum decommentation searched (classification system followed by classification symbols) The .C1° R04127/00-27/38, H0439/00 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched JiCunyo Shinam Koho 1940-1998 Rockal Jitunyo Shinam Koho 1971-1998 Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category Gitation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. 1-5 1-5 1-6 December , 1997 (16. 12. 97) (Family: none) P. A JP, 9-126836, A (Kenwood Corp.), [7 anily: none) P. A JP, 10-22974, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) P. A JP, 10-22976, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) A JP, 9-102775, A (Ikagami Taushinki Co., Ltd.), 1-5 A JP, 7-202965, A (NEC Corp.), 4 August, 1995 (04. 08. 95) (Family: none) A JP, 7-202965, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) The formation of the international filing date of the constitution of Box C See potent formily owner. The formation of the international filing date of the constitution of the constituti					
Int.Cl 804L27/00-27/38, H04J9/00 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jifchuyo Shinan Koho 1971-1998 Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category					
Section Sect	Int.C1 H04L27/00-27/38, H04J9/00				
C. DOCUMENTS CONSIDERED TO BE RELEVANT Category Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. P, A JP, 9-326336, A (Xenwood Corp.), 16 December, 1997 (16. 12. 97) (Family: none) P, A JF, 10-22974, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) P, A JP, 10-22956, A (Xenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) A JP, 9-102775, A (Ikegami Tsushinki Co., Ltd.), 15 April, 1997 (15. 04. 97) (Family: none) A JP, 7-202965, A (NEC Corp.), 4 August, 1995 (04. 08. 95) (Family: none) A JP, 7-58636, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) X January (Family: none) X JP, 7-58636, A (Fujitsu Ltd.), 3 March excaparies of clied decrements of the ort which is not considered to be of periodular relevance. See potent formily cannex. Y Journal excaparies of clied decrements of the ort which is not considered to be of periodular relevance. E collect decomment but published one or their the international filling date of the content of the content but published one or their the international filling date of the content of the content but published one or their the international filling date of the content of the content but published one or their the international filling date of the content of the content but published one or their the international filling date of the content of the c	Jichuyo Shinan Koho 1940-1998				
Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. P, A JP, 9-326836, A (Kenwood Corp.), 16 December, 1997 (16. 12. 97) (Family: none) P, A JP, 10-22974, A (Kenwood Coxp.), 23 January, 1998 (23. 01. 98) (Family: none) P, A JP, 10-22956, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) A JP, 9-102775, A (Ikagami Taushinki Co., Ltd.), 15 April, 1997 (15. 04. 97) (Family: none) A JP, 7-202965, A (NEC Corp.), 4 August, 1995 (04. 08. 95) (Family: none) A JP, 7-58636, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) X Further documents are listed in the continuation of Box C. See potent formily nanex. The document defining the guernd onto of the ort which is not conditated to be of predictor relevones. Conditated to be of predictor relevones. The document which may give or doobte or principle or which is not conditated to be of predictor which the complication but did to us described to citate a costabilish the publication of the ort which is not conditated to the orthory and principle or the condition of the orthory and invention constitute of the orthory and invention constitute to the continuation of the orthory and invention constitute or the content of the orthory and invention constitute or the content of the orthory and invention constitute or the content of the orthory and invention constitute or the content of the orthory and invention constitute or the content of the orthory and invention constitute or the content of the content of the orthory and invention content be continued to the content of the orthory and invention content to be continued to the content of the orthory and invention content to be continued to the content of the cont	Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)				
P, A JP, 9-326836, A (Kenwood Corp.), 1-5 1-5 1-7 1-8 1-8 1-9 1-9 1-9 1-9 1-9 1-9	C. DOCUMENTS CONSIDERED TO BE RELEVANT				
16 December, 1997 (16. 12. 97) (Family: none)			Relevant to claim No.		
23 January, 1998 (23. 01. 98) (Family: none) JP, 10-22956, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none) A JP, 9-102775, A (Ikegami Tsushinki Co., Ltd.), 15 April, 1997 (15. 04. 97) (Family: none) A JP, 7-202965, A (NEC Corp.), 4 August, 1995 (04. 08. 95) (Family: none) A JP, 7-58636, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) K Further documents are fisted in the continuation of Box C. See potent femily unnex. **Jeanily congenies of cited documents: *A' document defining the general conte of the art which is not confidence for season by substituded on or other the confidence or other consens by cited to establish the published ofter the international filing date or privity dots red on a privity defining or which is confidence or other consens by confidence of the consens of content inferring to an until disclusive, use, onhibition or other consens or consenses of consenses of consenses or consenses of consenses or consenses of consenses or consenses of consenses of consenses or consenses of consen	P, A JP, 9-326836, A (Kenwood Co 16 December, 1997 (16. 12.	orp.), 97) (Family: none)	1-5		
A JP, 9-102775, A (Ikegami Tsushinki Co., Ltd.), 1-5 15 April, 1997 (15. 04. 97) (Family: none) A JP, 7-202965, A (NEC Corp.), 4 August, 1995 (04. 08. 95) (Family: none) A JP, 7-58636, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) K Further documents are listed in the continuation of Box C. See patent family sunnex. * Special extegories of clied documents: document destings the general orate of the art which is not considerated to be of periodisted relevances conficted to accompany of the document which may drove doubte on priority chineft, or which is clied to establish the publishind obts of another clied or extended content of particular relevances (accompany the document with may drove doubte on priority chineft, or which is clied to establish the publishind obts of another clied or extended content of particular relevances. (accompany to content or document of particular relevances to receive the substant which may drove doubte on priority chineft, or which is continued to the content of particular relevances, to considered to incompany to the document to continue doubt in the art than the principle of the investion of particular relevances. (accompany to content of particular relevances to encoded to involve an investive cape when the document to continue doubt in the art than the principle of the accument to particular relevances, to continue to continue the document to continue the document to continue the document to continue the particular relevances, to continue the continual to the accument to continue the particular relevances, to continue the continue to particular relevances, to continue the content of the same pattent document to continue the particular relevances, to continue the continue to the content of the conte	7, A JP, 10-22974, A (Renwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none)				
Is April, 1997 (15. 04. 97) (Family: none) JP, 7-202965, A (NEC COrp.), A August, 1995 (04. 08. 95) (Family: none) A JP, 7-58636, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) Weather documents are listed in the continuation of Box C.	7, A JP, 10-22956, A (Kenwood Corp.), 23 January, 1998 (23. 01. 98) (Family: none)				
A August, 1995 (04. 08. 95) (Family: none) IF, 7-58636, A (Fujitsu Ltd.), 3 March, 1995 (03. 03. 95), Fig. 2 (Family: none) IF Further documents are listed in the continuation of Box C. Special exceptions of cited decrements: A document defining the guern date of the art which is not considered to be of perticular relevance. The document which may throw doubt on priority chimfu) or which is cited to establish the publication date of another citation or other precise reason (no specially makes and in the published point to the international filing date but fater than the priority dot chimed The document referring to no used disclosure, use, onhibition or other manner of the content of perticular relevance, the chimed invention coment be considered to involve an inventive atop when the document is provided in the art the published point to the international filing date but later than the priority dots chimed Date of the actual completion of the international search 7 September, 1998 (07. 09. 98) Date of mailing of the international search report 16 September, 1998 (16. 09. 98)	A JP, 9-102775, A (Ikagami Ta 15 April, 1997 (15. 04. 97)	JP, 9-102775, A (Ikegami Tsushinki Co., Ltd.), 1-5 15 April, 1997 (15. 04. 97) (Family: none)			
Further documents are listed in the continuation of Box C. Special entergories of cited documents: A document defining the general coats of the art which is not considered to be of perticular references. E entire document which may be not dook not priority chain(s) or which is extend and in conflict with the application but cited to actabilish the publication of other cited to establish the publication of other cited on or other cited to establish the publication of the content of perticular relevances, the claimed invention commit be considered two latters the considered to invention at inventive step when the document be combined with one or come other method of perticular relevances, the claimed invention commit be considered to invention at inventive an inventive step when the document be combined with one or come other method of the invention of the same points that the unit document of the same points family Date of mailing of the international search report 16 September, 1998 (16.09.98)	A JP, 7-202965, A (NEC Corp.) 4 August, 1995 (04. 08. 95)	JP, 7-202965, A (NEC Corp.), 4 August, 1995 (04. 08. 95) (Family: none)			
Special categories of cited decreased: 'A' decounted defining the green and to of the art which is not considered to be of perficular retroates 'E' collect decreased but published on or other the international filing date of the cited to establish the published on priority doint(a) or which is excellent accord (as establish the published on priority doint of a nother cited or other creation referring to us used disclosure, use, onhibition or other success. 'B' decreased published prior to the international filing date but fater than the private published prior to the international filing date but fater than the private published prior to the international filing date but fater than the private published prior to the international filing date but fater than the private published prior to the international filing date but fater than the private published prior to the international filing date but fater than the private published prior to the international filing date but fater than the private published dietr the international filing date but fater than the private published after the international filing date or private date and not in conflict with the captilation but closed the prication of command of particular relevance. The claimed investion command the prication relevances the claimed investion command over the decrease and the prication relevances. The claimed investion command the prication relevances the claimed investion command over the decrease and the prication relevances. The claimed investion command the particular relevances the claimed investion command the particular relevances. The claimed investion command the particular relevances the claimed investion command to the decrease and the prication relevances. The claimed investion command the particular relevances the claimed investion command to the decrease and the prication relevances the claimed investion command to the decrease and the prication relevances the claimed investion command to the particular relevances the claimed investion c	3 March, 1995 (03. 03. 95),	1.),	1–5		
"A" decumnant destining the greened crote of the art which is not considered to be of perticular retervance. "E entire decrement but published on or other the international filling date of control of the control of t	Further documents are listed in the continuation of Box C. See potent family nanex.				
Name and mailing address of the ISA/ Authorized officer	A document defining the general coate of the art which is not considered to be of perticular retrouses E collect decrement but publication on other the international filling date or considered to be of perticular retrouses. The collection is not considered to be of perticular retrouses. The collection is principle or theory underlying the invention consult the principle or theory underlying the invention of underlying the invention consult the principle or theory underlying the invention consult the principle or the principle or the invention consult the principle or the principle or the invention consult the principle of underlying the invention consult the principle of underlying the inventor the considered covering the principle or the invention consult the principle of underly				
Japanese Patent Office Authorized officer					
Facsimile No. Telephone No.					

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP98/02553

ategory	tion). DOCUMENTS CONSIDERED TO BE RELEVANT		T
A	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No
	JP, 5-122063, A (NEC Corp.), 18 May, 1993 (18. 05. 93), Pig. 6 & EP, 538903, A1 & US, 5329253, A		1-5
			·

CLOCK REGENERATION CIRCUIT

Patent number:

WO9857470

Publication date:

1998-12-17

Inventor:

SHIRAISHI KENICHI (JP); TADA SHUNICHI

(JP)

Applicant:

SHIRAISHI KENICHI (JP); TADA SHUNICHI

(JP); KENWOOD CORP (JP)

Classification:

- international:

H04L27/22; H04J9/00

- european:

H04L7/06; H04J9/00; H04L27/06C

Application number: WO1998JP02553 19980610

Priority number(s): JP19970171184 19970613; JP19970201036

19970711

Also published as:

國 EP0989706 (A1)

Cited documents:

JP9326836

I JP10022974


■ JP10022956

JP9102775

more >>

Abstract of WO9857470

A clock regeneration circuit for regenerating a clock signal for demodulating data from an AM data multiplex modulated signal where digitally modulated signals are multiplexed in the same frequency band as those of an amplitude-modulated signal at the same time. The carrier for an amplitudemodulated signal is extracted from an AM data multiplex modulated signal where digitally modulated signals are multiplexed in the same frequency band as those of the amplitude-modulated signal at the same time through a band-pass filter (1), and the oscillation frequency of a voltage-controlled oscillator (5) is controlled by the output of a phase comparator (3) through a loop filter (4). The oscillation output of the voltagecontrolled oscillator (5) is supplied to a direct digital synthesizer (6) and the phase of the carrier extracted through the bandpass filter (1) is compared with the phase of the output of the direct digital synthesizer (6) by means of the phase comparator (3). The oscillation output of the voltagecontrolled oscillator (5) is then synchronized with the carrier for the amplitude-modulated signal to produce a



\$... FDGDQ Q#320210200 Loan fliter

Valengo-tonscolled contiletes

63 ... Proquiety dividor

7 ... Low-group filter

... dis dasa caltiplan constitues planes

CLOCK REGENERATION CIRCUIT

Description of correspondent: EP0989706

TECHNICAL FIELD

[0001] The present invention relates to a clock regeneration circuit for regenerating a clock signal for data demodulation from an AM data multiplex demodulated signal which is obtained by multiplexing a digital modulated signal and an AM modulated signal in the same frequency band and at the same time.

RELATED BACKGROUND ART

[0002] A conventional data multiplex method is roughly classified into a time division multiplex method used by character multiplex broadcasting of television broadcasting and a frequency multiplex method used by character multiplex broadcasting used by FM broadcasting. The frequency band occupied by AM broadcasting is narrow so that frequency multiplex and time division multiplex cannot be used. An AM data multiplex modulated signal generating apparatus for multiplexing an AM modulated signal and a digital modulated signal in the manner similar to data multiplex broadcasting in television or FM broadcasting, has not been realized as yet.

[0003] The applicant of the present application has proposed an apparatus for generating an AM data multiplex modulated signal to be obtained by multiplexing an AM modulated signal and a digital modulated signal, the apparatus not adversely affecting an AM synchronous detection output when the AM data multiplex modulated signal is AM-synchronously detected (JP-A-8-166636).

[0004] The specific contents of an AM data multiplex modulated signal modulated in the above manner will be later detailed. Since a digital modulated signal and an AM modulated signal are multiplexed in the same frequency band and at the same time, a modulating method is different from that used by time division multiplexing or frequency multiplexing. It is, therefore, impossible to reproduce a clock signal used for signal demodulation through synchronous detection, by extracting a desired digital modulated signal at a selected data multiplex time and frequency band as in conventional cases.

SUMMARY OF THE INVENTION

[0005] It is an object of the present invention to provide a clock regeneration circuit for regenerating a clock signal used for data demodulation from an AM data

digital modulated signal in the same frequency band and at the same time.

[0006] According to one aspect of the present invention, a clock regeneration circuit for regenerating a clock signal for data demodulation from an AM data multiples modulated signal obtained by multiplexing a digital modulated signal and an AM modulated signal in the same frequency band and at the same time, comprises carrier extracting means for extracting a carrier of the AM modulated signal from the AM data multiplex modulated signal, phase comparator means for receiving as one input the carrier extracted by the carrier extracting means, a voltage-controlled oscillator whose oscillation frequency is controlled by an output from the phase comparator means, and frequency-dividing means for frequency-dividing the oscillation frequency of the voltage-controlled oscillator and supplying a frequency-divided output to the phase comparator means as another input.

[0007] In the clock regeneration circuit of this invention, the carrier extracting means extracts the carrier of the AM modulated signal from the AM data multiplex modulated signal, the phases of the extracted carrier and an output of the frequency divider are compared by the phase comparator, and in accordance with a phase comparison result, the oscillation frequency of the voltage-controlled oscillator is controlled. Accordingly, the oscillation output of the voltage-controlled oscillator is synchronized with the carrier of the AM modulated signal, and the oscillation output of the voltage-controlled oscillator can be used as the clock signal for demodulating the digital modulated signal separated from the AM data multiplex modulated signal.

[0008] As the frequency divider, a direct digital synthesizer may be used which is input with an oscillation output from the voltage-controlled oscillator and supplies an output to the phase comparator as the other input.

[0009] According to another aspect of the invention, a clock regeneration circuit for regenerating a clock signal for data demodulation from an AM data multiplex modulated signal obtained by multiplexing a digital modulated signal and an AM modulated signal in the same frequency band and at the same time, comprises frequency-converting means for frequency-converting the AM data multiplex modulated signal into an intermediate frequency, carrier extracting means for extracting a carrier of the AM modulated signal from the AM data multiplex modulated signal frequency-converted into the intermediate frequency, phase comparator means for receiving as one input the carrier extracted by the carrier extracting means, a voltage-controlled oscillator whose oscillation frequency is controlled by an output from the phase comparator means, and a first direct digital synthesizer for inputting an oscillation output from the voltage-controlled oscillator and supplying an output to the phase comparator means as another input, and a second direct digital synthesizer for inputting the oscillation output from the voltagecontrolled oscillator and supplying an output to the frequency-converting means as a local oscillation output, wherein the oscillation output of the voltage-controlled oscillator is used as a clock signal for data demodulation from the AM data multiplex modulated signal.

[0010] According to this clock regeneration circuit of this invention, the carrier extracting means extracts the carrier of the AM modulated signal from the

extracted carrier and an out of the first direct digital synthmizer are compared by the phase comparator, and in accordance with a phase comparison result, the oscillation frequency of the voltage-controlled oscillator is controlled. The oscillation output of the voltage-controlled oscillator is supplied to the frequency-converting means as a local oscillation output. Accordingly, the oscillation output of the voltage-controlled oscillator is synchronized with the carrier of the AM modulated signal, and the oscillation output of the voltage-controlled oscillator can be used as the clock signal for demodulating the digital modulated signal separated from the AM data multiplex modulated signal.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] Fig. 1 is a block diagram showing the structure of a clock regeneration circuit according to an embodiment of the invention, Fig. 2 is a block diagram showing the structure of an AM data multiplex modulated signal generating apparatus used for explaining the clock regeneration circuit of the embodiment, Fig. 3 is a schematic diagram illustrating the operation of the AM data multiplex modulated signal generating apparatus shown in Fig. 2, and Fig. 4 is a block diagram showing the structure of a clock regeneration circuit according to another embodiment of the invention.

EMBODIMENTS OF THE INVENTION

FIRST EMBODIMENT

[0012] A clock regeneration circuit of this invention will be described with reference to preferred embodiments. Fig. 1 is a block diagram showing the structure of a clock regeneration circuit according to a first embodiment of the invention.

[0013] Prior to describing the clock regeneration circuit of the invention, an apparatus for generating an AM data multiplex modulated signal will be described with reference to Fig. 2.

[0014] In the AM data multiplex modulated signal generating apparatus, an analog signal (hereinafter simply called an input signal where applicable), such as a voice signal or the like is supplied to an AM modulator 11 in which the input signal is AM-modulated by a carrier having a frequency of fc generated by a frequency divider 112 to be later described. The AM modulator 11 is composed of an A/D converter 111 for A/D converting the input signal and a multiplier 112 for AM-modulating an output of the A/D converter 111.

[0015] The AM data multiplex modulated signal generating apparatus also includes a QPSK baseband signal generator 12 which is composed of: a master clock oscillator 121 for oscillating at a frequency of, e.g., 32 MHz; a frequency divider

generate signals having free encies of 2 MHz and 6 kHz; a ect digital synthesizer 123 for receiving a signal having a frequency of 2 MHz from the frequency divider 122 and generating the carrier having the frequency of fc, two orthogonal signals having a frequency of (fc + f alpha) and two orthogonal signals having a frequency of (fc - f alpha); and a serial/parallel converter 124 for converting serial digital data I and Q of 6 kbps into parallel digital data I and Q. The QPSK baseband digital signal generator 12 outputs QPSK baseband digital signals from the serial/parallel converter 124. An output signal having a frequency of 2 MHz is used as a clock signal for the A/D converter 111, an output signal having a frequency fc is supplied as a clock signal of the AM modulator 112, and an output signal having a frequency of 6 kHz is supplied as a conversion clock signal of the serial/parallel converter 124.

[0016] The QPSK baseband digital signals I and Q output from the QPSK baseband digital signal generator 12 are supplied to a quadrature modulator 13 composed of multipliers 131 and 132 and an adder 133. The multiplier 131 multiplies the I data by cos (omega c + omega alpha)t, the multiplier 132 multiplies the Q data by sin (omega c + omega alpha)t, and the adder 133 adds the outputs of the multipliers 131 and 132 to thereby quadrature-modulate the carrier having a frequency of (fc + f alpha) by the QPSK baseband digital signals. The frequencies (fc + f alpha) and (fc - f alpha) correspond to the frequencies of upper and lower AM modulated side bands.

[0017] The QPSK baseband digital signals I and Q output from the QPSK baseband digital signal generator 12 are also supplied to a complex conjugator 14 which generates a complex conjugate of sign inverted digital signals I and Q. The complex conjugator 14 may be composed of an inverter 141 for inverting the I signal.

[0018] The QPSK baseband digital signals I and Q output from the complex conjugator 14 are supplied to a quadrature modulator 16 composed of multiplies 161 and 162 and an adder 163. The multiplier 161 multiplies the I data by cos (omega c - omega alpha)t, the multiplier 162 multiplies the Q data by sin (omega c - omega alpha)t, and the adder 163 adds the outputs of the multipliers 161 and 162 to thereby quadrature-modulate the carrier having a frequency of (fc - f alpha) by the QPSK baseband digital signals I and Q output from the complex conjugator 14. Output signals from the quadrature modulators 13 and 16 are added by an adder 17. An output signal from the adder 17, i.e., a digital modulated signal and an AM modulated signal output from the AM modulator are added by an adder 18. An addition signal from the adder 18 is supplied to a D/A converter 20 to convert it into an analog signal which is output as an AM data multiplex modulated signal.

[0019] An AM data multiplex modulation process by the AM data multiplex modulated signal generating apparatus shown in Fig. 2 and structured as above is schematically illustrated in Fig. 3. Referring to Fig. 3, an AM modulated signal output from the AM modulator 1 is indicated at a in Fig. 3. An output signal of the quadrature modulator 16, i.e., a digital modulated signal, is indicated at b in Fig. 3, and an output signal of the quadrature modulator 13, i.e., a digital modulated signal, is indicated at c in Fig. 3. A digital modulated signal output from the adder 17 is a sum of b and c shown in Fig. 3, and the AM data multiplex modulated signal

[0020] An AM data multiplex modulation process by the AM data multiplex modulated signal generating apparatus shown in Fig. 2 will be described.

[0021] An AM modulated signal nu AM(t) is expressed by the following equation (1):

"(1)" nu AM(t) = $\{I + \text{kappa nu m(t)}\}\$ cos omega ct where I is an amplitude of the carrier, omega c (rad/s) is an angular frequency of the carrier, kappa is a modulation factor, and nu m(t) is an input signal.

[0022] The I and Q signal trains generated by the QPSK baseband digital signal generator 12 are represented by In and Qn which are also called dibits, where

$$ln = +/-1$$

Qn = +/-1.

[0023] The output signals from the QPSK baseband digital signal generator 12 are branched, one being supplied to the quadrature modulator 13 to which the carrier having the frequency (fc + f alpha) is supplied, whereat the carrier having an angular velocity of (omega c + omega alpha) (rad/s) is quadrature-modulated by the complex signal train. An output signal nu DH(t) of the quadrature modulator 13 is expressed by the following equation (2):

"(2)." nu DH(t) = In cos (omega c + omega alpha)t + Qn sin (omega c + omega alpha)t

[0024] The other output signal from the QPSK baseband digital signal generator 12 is supplied to the quadrature modulator 14 in which the signs of the output signals In and Qn are converted into (-In) and (Qn). This complex signal train is supplied to the quadrature modulator 16 to which the carrier having the frequency (fc - f alpha) is supplied, whereat the carrier having an angular velocity of (omega c - omega alpha) (rad/s) is quadrature-modulated by the complex signal train. An output signal nu DL(t) of the quadrature modulator 16 is expressed by the following equation (3):

"(3)." nu DL(t) = - In cos (omega c - omega alpha)t + Qn sin (omega c - omega alpha)t

[0025] The output signals nu DH(t) and nu DL(t) given by the equations (2) and (3) are added by the adder 17, and the addition signal or digital modulated signal nu D (t) is given by the following equation (4):

"(4)." nu D(t) = nu DH(t) + nu DL(t)

= In cos (omega c + omega alpha)t + Qn sin (omega c + omega alpha)t - In cos (omega c - omega alpha)t + Qn sin (omega c - omega alpha)t

[0026] The AM modulated signal nu AM(t) and digital modulated signal nu D(t) are

expressed by the following (uation (5) by using the equation (1) and (4): ''(5)'' nu (t) = nu AM(t) + nu D(t)= {I + kappa nu m(t)} cos omega ct + In cos (omega c + omega alpha)t + Qn sin

(omega c + omega alpha)t - În cos (omega c - omega alpha)t + Qn sin (omega c - omega alpha)t

[0027] Next, AM-synchronous detection for the AM data multiplex modulated signal generated in the above manner will be described.

[0028] For synchronous detection, the equation (5) is multiplied by the carrier cos omega ct to obtain the following equation:

2 { nu (t) cos omega ct} = {1 + kappa nu m(t)} + In cos omega alpha t + Qn sin omega alpha t - In cos(- omega alpha)t + Qn sin(- omega alpha)t + {1 + kappa nu m(t)} cos 2 omega ct + În cos (2 omega c + omega alpha)t + Qn sin (2 omega c + omega alpha)t - In cos (2 omega c - omega alpha)t + Qn sin (2 omega c - omega alpha)t

[0029] The AM synchronous detector has a low-pass filter so that high frequency components are removed. Therefore, the above equation is changed to the following equation (6):

"(6)." 2 { nu (t) cos omega ct} = $\{1 + \text{kappa nu m(t)}\}$ + In cos omega alpha t + Qn sin omega alpha t - In cos(- omega alpha)t + Qn sin(- omega alpha)t = {1 + kappa nu m(t)} + In cos omega alpha t + Qn sin omega alpha t - In cos omega alpha t - Qn sin omega alpha t = 1 + kappa nu m(t)

[0030] As seen from the equation (6), the digital modulated signal components are canceled out. Therefore, if the d.c. component of the equation (6) is cut and the left signal is amplified, the original signal nu m(t) before it is modulated by the AM data multiplex modulated signal generating apparatus of the embodiment can be picked up. It can, therefore, be understood that an AM-synchronous detection signal obtained by AM-synchronous detecting the AM data multiplex modulated signal modulated by the AM multiplex modulated signal generator shown in Fig. 2 is not adversely affected.

[0031] The QPSK baseband digital signal generator 12 shown in Fig. 2 may use other modulation methods, such as PSK, ASK, QAM, FSK, MSK, or the like. Although the embodiment uses two digital modulation carriers at frequencies (fc + f alpha) and (fc - f alpha), two or more digital modulation carriers may also be used, such as multi-carriers, frequency hopping, OFDM, or the like.

[0032] The AM data multiplex modulated signal modulated in the above manner is obtained by multiplexing the digital modulated signal and the AM modulated signal in the same frequency band and at the same time. Therefore, as different from those modulation methods of time division multiplex and frequency multiplex, the cock signal cannot be reproduced by extracting a desired digital modulated signal at a selected data multiplex time and frequency band.

[0033] As shown in Fig. 1, if the clock regeneration circuit at ording to the embodiment of the invention, an AM data multiplex modulated signal is supplied to a band-pass filter 1 having a narrower band than the band width of the AM data multiplex modulated signal to extract the carrier of the AM modulated signal. The extracted carrier is supplied to a limiter 2 to remove AM modulated components which are not removed by the band-pass filter 1. An output of the limiter 2 is supplied to a phase comparator 3.

[0034] An output of the phase comparator 3 is supplied to a loop filter 4 composed of a low-pass filter to smooth it which is then supplied to a voltage-controlled oscillator 5 as a frequency control voltage. A free-running oscillation frequency of an oscillation output of the voltage-controlled oscillator 5 is set to 32 MHz. An oscillation output of the voltage-controlled oscillator 5 is output as a regenerated clock signal and also supplied to a direct digital synthesizer 6.

[0035] In the direct digital synthesizer 6, the oscillation output of the voltage-controlled oscillator 5 is frequency-divided into a signal having a frequency of 2 MHz, a frequency-divided signal output from the frequency divider 61 being supplied to a counter 62. Waveform data is read from a waveform ROM 63 which stores waveforms, by using a count of the counter as an address. The waveform data read from the waveform ROM is supplied to a D/A converter 64 in which it is converted into an analog signal. This analog signal is supplied to a low-pass filter 7 to remove aliasing components, and thereafter supplied to the phase comparator 3. The D/A converter 64 is supplied with an output from the frequency divider 61 as its conversion clock signal. -

[0036] In this embodiment, even if the oscillation frequency of 32 MHz of the voltage-controller oscillator 5 is not an integer multiple (division ratio of the frequency divider 61) of an input frequency (reception frequency, such as 954 kHz, 1242 kHz, or the like, or an intermediate frequency) and has a fraction of the integer multiple, a regenerated clock signal can be obtained which has a predetermined regeneration clock frequency. It is, therefore, possible to obtain a regenerated clock signal having a predetermined regenerated clock frequency, by using the direct digital synthesizer having the waveform data ROM 63. It is necessary to set the input frequency in advance. Therefore, the waveform data ROM 63 stores sine wave data having input frequencies. In accordance with the input frequency, waveform data corresponding to the count of the counter 62 is read from the waveform data ROM 63 and converted into analog data which is input to the phase comparator. Namely, the direct digital synthesizer is used in order to obtain a predetermined regeneration clock by storing in advance waveform data corresponding to input frequencies.

[0037] In the clock reproduction circuit constructed as above according to the embodiment of the invention, the band-pass filter 1 extracts the carrier of the AM modulated signal from the AM data multiplex modulated signal, AM modulated components of the extracted carrier which are not removed by the band-pass filter 1 are removed by the limiter 2, and the carrier is supplied to the phase comparator 3 as a reference signal.

[0038] An output of the phase comparator 3 is smoothed by the loop filter 4, and

accordance with an output () the loop filter 4. The free-runnic oscillation frequency of an oscillation output of the voltage-controlled oscillator 5 is set to 32 MHz. An oscillation output of the voltage-controlled oscillator 5 is frequency-divided by the direct digital synthesizer 6, the frequency-divided signal is counted, and waveform data is read from the waveform data ROM 63 in accordance with a count value of the counter 62. The waveform data is converted into an analog signal by the D/A converter 64, and supplied via the low-pass filter 7 to the phase comparator 3 in which it is compared with the carrier of the AM modulated signal.

[0039] If the frequency of an output signal from the D/A converter 64 is different from the carrier frequency of the AM modulated signal, a beat corresponding to the frequency difference is superposed upon an output of the loop filter 4 so that the oscillation frequency of the voltage-controlled oscillator 5 changes. Accordingly, the carrier frequency of the AM modulated signal and the output signal of the low-pass filter 7 via the D/A converter 64 are synchronized with the carrier of the AM modulated signal.

[0040] An oscillation output from the voltage-controlled oscillator 5 therefore, becomes, a clock signal synchronized with the carrier of the AM modulated signal, and the oscillation output from the voltage-controlled oscillator 5 can be used as a clock signal for demodulating a digital modulated signal separated from the AM data multiplex modulated signal.

[0041] In the clock regeneration circuit according to the embodiment of the invention described above, the direct digital synthesizer 6 is used by way of example. Instead of the direct digital synthesizer 6, other frequency dividers may also be used. Also, in the clock regeneration circuit according to the embodiment of the invention described above, although QPSK is used as a digital modulation method, other modulation methods such as PSK, ASK, QAM, FSK and MSK may also be used, with similar advantages being expected.

SECOND EMBODIMENT

[0042] A clock regeneration circuit according to another embodiment of the invention is shown in Fig. 4. Referring to Fig. 4, an AM data multiplex modulated signal is supplied to a frequency converter 201 to be converted into an intermediate frequency. The AM data multiplex modulated signal converted into the intermediate frequency is band-limited by a band-pass filter 202 having a narrower band than the band width of the AM data multiplex modulated signal. The band-pass filter 202 extracts the carrier of the AM modulated signal from the AM data multiplex modulated signal.

[0043] The carrier extracted by the band-pass filter 202 is further supplied to a limiter 203 in which AM modulated components which are not removed by the band-pass filter 202 are removed. An output of the limiter 203 is supplied to a phase comparator 204. An output of the phase comparator 204 is supplied to a loop filter 205 composed of a low-pass filter to smooth the output of the phase comparator which is supplied to a voltage-controlled oscillator 206 as a frequency

as a regenerated clock sign and also supplied to a direct data synthesizer 207.

[0044] The direct digital synthesizer 207 outputs waveform data having a frequency equal to the frequency-converted carrier frequency, for example, in accordance with an oscillation output of the voltage-controlled oscillator 206. The waveform data output from the direct digital synthesizer 207 is supplied to a D/A converter 208 to be converted into an analog signal. The frequency of the converted analog signal is equal to the frequency-converted carrier frequency, and after aliasing components of the analog signal are removed at a low-pass filter 209, the signal is supplied to the phase comparator 204. In accordance with an output from the phase comparator 204, the oscillation frequency of the voltage-controlled oscillator 206 is controlled.

[0045] An oscillation output from the voltage-controlled oscillator 206 is also supplied to another direct digital synthesizer 210 which outputs waveform data having a frequency equal to the local oscillation frequency. The waveform data output from the direct digital synthesizer 210 is supplied to a D/A converter 211 to be converted into an analog signal. The frequency of the converted analog signal is equal to the local oscillation frequency, and after aliasing components of the analog signal are removed at a low-pass filter 212, the signal is supplied to the frequency converter 201 as a local oscillation output to thereby convert the AM data multiplex modulated signal into an intermediate frequency.

[0046] In the clock regeneration circuit constructed as above according to the second embodiment of the invention, the AM data multiplex modulated signal is converted into the intermediate frequency, the band-pass filter 202 extracts the carrier of the AM modulated signal from the AM data multiplex modulated signal converted into the intermediate frequency, AM modulated components of the extracted carrier which are not removed by the band-pass filter 202 are removed by the limiter 203, and the carrier is supplied to the phase comparator 204 as a reference signal.

[0047] An output of the phase comparator 204 is smoothed by the loop filter 205, and the oscillation frequency of the voltage-controlled oscillator 206 is controlled in accordance with an output of the loop filter 205. An oscillation output of the voltage-controlled oscillator 205 is supplied to the direct digital synthesizer 207 which outputs the waveform data having a frequency equal to the frequency-converted carrier frequency. The waveform data is converted into an analog signal by the D/A converter 208, and after aliasing noises are removed by the low-pass filter 209, the phase of the analog signal is compared by the phase comparator 204 with the carrier of the frequency-converted AM modulated signal output from the limiter 203.

[0048] If the frequency of an output signal from the D/A converter 208 is different from the carrier frequency of the frequency-converted AM modulated signal, a beat corresponding to the frequency difference is superposed upon an output of the loop filter 205 so that the oscillation frequency of the voltage-controlled oscillator 206 is changed. Accordingly, the frequencies of the waveform data output from the direct digital synthesizers 207 and 210 are changed so that the frequencies of the output signals from the D/A converters 208 and 211 are changed. Therefore, the

the carrier frequency of the equency-converted AM modula d signal, and then the output signal via the low-pass filter 212 from the D/A converter 211 converges to the local oscillation frequency used for frequency conversion. Accordingly, the oscillation frequency of the voltage-controlled oscillator 206 is synchronized with the carrier of the frequency-converted AM modulated signal.

[0049] An oscillation output from the voltage-controlled oscillator 106 therefore, becomes, a clock signal synchronized with the carrier of the AM modulated signal, and the oscillation output from the voltage-controlled oscillator 206 can be used as a clock signal for demodulating a digital modulated signal separated from the AM data multiplex modulated signal.

[0050] As described so far, according to the clock regeneration circuit of the invention, it is possible to regenerate a clock signal for data demodulation from an AM data multiplex modulated signal obtained by multiplexing a digital modulated signal and an AM modulated signal in the same frequency band and at the same time.